



# WP4 – Data Transport & Correlator/BeamFormer

John W. Romein



# Agenda

- technology assessment
- (GPU) Radio Blocks
- data transport
- applications
- cluster



# Technology assessment

- studied GPUs, DPUs, TPUs, CPUs, FPGAs, NICs, ...
- results:
  - near antennas: FPGAs
  - network: 400 GbE + 800 GbE switch
  - correlator/beam former: GPUs + (smart) NICs
- M4.1; D4.1


# GPU Radio Blocks



# GPU Radio Blocks

- channel filter
  - VLBI filter + delay
  - Tensor-Core Correlator
  - Tensor-Core Beam Former
  - dedispersion
  - generic input handling
  - ...
  - CUDA wrappers
  - Power Measurement Toolkit
- } later
- } generic


# GPU channel filter




- single kernel → read and write memory 5x 1x
- difficult to achieve both flexibility and high performance on all GPU memory types

# VLBI filter + delay

- working delay correction on GPU
- fp16 accuracy verified (on Grace ARM CPU)
- merge with channel filter?



GPU



CPU

Phase vs. Time on Ef-O8 baseline



# Tensor-Core Correlator


- see tomorrow's presentation





# Tensor-Core Beam Former

- collaboration with Netherlands eScience Center + Erasmus Medical Center




- promising results



# FPGA technology exploration



# ACAP exploration




vector processors

traditional FPGA logic

- *Xilinx Adaptive Compute Acceleration Platform*
- explore use of “AI engines” for signal processing
  - collaboration with universities
  - successful → FPL publication

# Data Transport

# Data Transport





- digitizer → corner turn → correlator
- stream data: FPGA → switch → GPU
- VLBI: disk → switch → GPU

# Data Transport

- >40 GbE: too much OS overhead → explore new methods
  - Remote Direct Memory Access (RDMA)
  - Data Plane Development Kit (DPDK) } different advantages & disadvantages
- D4.2
- implementing demo correlator



# RDMA



iWave Agilex 7 dev kit

- FPGA writes data in GPU memory
  - complex protocol (RoCE v2); complex FPGA firmware
- VLBI (offline): storage node → GPU






# Data Plane Development Kit

- see tomorrow's presentation



# IP multicast experiments



- correlator / beam-former applications subscribe to antenna streams
- switch replicates data
- $\leq 5$  replications: 336 Gb/s on 400 GbE switch




# Applications
















# Correlator applications

- AARTFAAC correlator
  - all relevant GPU Radio Blocks integrated
- DPDK/RDMA demo correlator
  - ALMA GPU correlator viability study
- EVN/(ng)EHT correlator
  - efficient 2/4/8/16 VDIF decoding (on CPU)
- LOFAR correlator
  - various GPU kernel optimizations
- VIRAC correlator
  - being ported from AARTFAAC correlator
  - input format changes

# Applications' use of Radio Blocks

 ready  
 planned  
 work in progress

	channel filter	VLBI filter + delay	tensor-core correlator	tensor-core beam former	CUDA wrappers	Power Measurement Toolkit	DPDK	RDMA	IP multicast
									
AARTFAAC	✓		✓		✓	✗	✗		?
DPDK/RDMA demo 			✓		✓	✗		✗	
VIRAC 	✓		✓		✓				
LOFAR 	✗		✗		✓	✓	✗		✗
EVN 		✓	✗	?	✗	✗			
eMERLIN		?	?						
KVN		?	✗	?	?		?		
ngEHT		✗	✗					✗	

# Computer cluster




# Computer cluster

- covers needs from WP4 + WP5
  - WP4: GPUs, network demands
  - WP5: GPUs, storage
- partly acquired

# Available

## NVIDIA GH200 Grace Hopper Superchip



- 2x NVIDIA Grace Hopper
  - most powerful GPU
  - 14x more CPU↔GPU bandwidth than PCIe gen4

- 2x Jetson AGX Orin
  - SoM with tightly coupled CPU/GPU
  - edge computing
  - not fast, but highly energy efficient



# Rest of the cluster

- preparing acquisition
- plan:
  - head node (incl. SSD storage)
  - $\geq 4$  “standard” GPU nodes
  - 2 fat GPU nodes
- (workstation-grade) GPUs
  - still PCIe gen4; reserve budget for next-gen GPUs
- 800 GbE switch + 400 GbE NICs
  - difficult to obtain with “right” connector type
- reserve budget for next-gen Orin





# Milestones

number	milestone name	month	means of verification	
4.1	technology review	8	report of internal meeting	✓
4.2	verification of high-speed prototype	18	report of test results	
4.3	demonstrator benchmark defined	30	document	

# Deliverables

number	deliverable name	lead	type	dis. lvl.	month	
4.1	assessment of the applicability of next-generation technology	ASTRON	R	PU	12	✓
4.2	high-speed data handling techniques, such as RDMA	ASTRON	R	PU	12	✓
4.3	prototype high-speed data transport	UBx	DEM	PU	24	
4.4	basic correlator on tensor-core architecture	ILT	OTHER	PU	24	
4.5	beam forming and coherent dedispersion modules	JIV-ERIC	OTHER	PU	36	
4.6	next-generation correlator demonstration	ILT	DEM	PU	48	



# Conclusions

- many parallel efforts
  - (GPU) radio blocks
  - data transport
  - applications
  - cluster
- promising results