



# OBELICS Task 3.2 – LAPP contribution

Thomas Vuillaume, on behalf of LAPP  
{Pierre Aubert, Thomas Vuillaume, Jean  
Jacquemier, Gilles Maurin, Armand  
Fiasson, Giovanni Lamanna}



# Outline

① Data lossless compression

② Data format


③ Conclusion

## Data lossless compression

Digitalization : 16 - 24 bits



**short** : 16 bits

**unsigned int** 32 bits





## Data lossless compression

Digitalization : 16 - 24 bits  
**short** : 16 bits  
**unsigned int** 32 bits



# Data lossless compression

Digitalization : 16 - 24 bits  
short : 16 bits  
unsigned int 32 bits



## Raw data Compression Ratio and speed (Lossless compression)

Test file run 497 (Paranal, Gamma Monte-Carlo CTA PROD\_3)

- 475 MB
- Up to 99% ADC values

	Compression ratio	Time	File size (MB)
LZMA (7z)	4.84	7 min 48.636 s	98
Advanced Polynomial Compression	3.74	3.7 s	127

## Raw data Compression Ratio and speed (Lossless compression)

Test file run 497 (Paranal, Gamma Monte-Carlo CTA PROD\_3)

- 475 MB
- Up to 99% ADC values

	Compression ratio	Time	File size (MB)
LZMA (7z)	4.84	7 min 48.636 s	98
Advanced Polynomial Compression	3.74	3.7 s	127
<b>Advanced Polynomial Compression + LZMA</b>	<b>4.84</b>	<b>24.646 s</b>	<b>98</b>

Same ratio but faster ( $\times 19$ ) compression !

- Vectorizable : possible faster reduction
- Can be used for any data format

## Vectorizable ?

### CPU Recent Architectures

Architecture	Instruction Set	CPU	Nb float Computed at the same time
SSE4	2006	2007	4
AVX	2008	2011	8
AVX 512	2013	2016	16

Easy adaptation for coming architectures

## Data format

What is good for an HPC data format ?

- Allows CPU data prefetching
  - ▶ With contiguous data
  - ▶ Guaranty data locality
  - ▶ Cache friendly
- Allows vectorization
  - ▶ With aligned data for vectorizable computation
- Must be as simple as possible (user friendly)
  - ▶ Simple types (`float`, `int`, `double`, `unsigned int`, ...)
  - ▶ Tables
  - ▶ Allows the simpler solution for complex problem

# LAPP Sorted HPC Autotuned Data Optimized Kernel format

Generated Data format for CTA

Describes :

- All the telescopes
- All the Cameras
- The CTA PROD\_3 Monte-Carlo
- Allows Layouts and Masks
- DL0, DL1, DL2

Allows :

- Allows CPU data prefetching
  - ▶ With contiguous data
  - ▶ Guaranty data locality
  - ▶ Cache friendly
- Vectorization of algorithms
  - ▶ Calibration, Cleaning, Hillas

And it's user friendly

## Configuration file example

```
1 #include "PRecoQuality.h"
2 #include "PRunHeader.h"
3
4 ///@brief Describe a reconstructed event
5 PRecoEvent{
6     ///Id of the event
7     size_t eventId;
8     ///Timestant of the event
9     double timeStamp;
10    ///Azimuth of the event
11    float angleAzimuth;
12    ///Altitude of the event
13    float angleAltitude;
14    ///High of first interation
15    float depthFirstInteration;
16    ///Reconstructed energy
17    float energy;
18    ///Impact parameter on x axis
19    float coreX;
20    ///Impact parameter on y axis
21    float coreY;
22    ///Describe the quality of the event (GOOD) or at which time the telescope has been rejected
23    PRecoQuality::PRecoQuality recoQuality;
24 }
25
26
27 ///@brief Describe a file of reconstructed events
28 PTableRecoEvent{
29     ///Header of the file
30     PRunHeader header;
31     ///Table of all reconstructed events|
32     Table(PRecoEvent, nbEvent) tabEvent;
33 }
```

# Conclusion

## Summary

- Data compression (4.84,  $19\times$  faster)
- Data format generator

[https://gitlab.in2p3.fr/CTA-LAPP/PLIBS\\_8](https://gitlab.in2p3.fr/CTA-LAPP/PLIBS_8)

# Backups

# CPU Architecture

# CPU Architecture


Von Neumann architecture 1945

## Definition

Cycle : basis unit of time in a CPU

## Time


- 1 cycle per elementary operation (load, store, add, ...)
- 4 cycles per whole operation ( $c = a + b$ )



# CPU Architecture


## Pipeline approach

- IF : Instruction Fetch
- ID : Instruction Decode
- ALU : Execution
- MEM : Memory
- WB : Write Bytes



# CPU Architecture evolution

Pipeline using






# CPU Recent Architectures

SSE4

4 floats






Instruction set : 2006  
CPU : 2007



AVX

8 floats

Instruction set : 2008  
CPU : 2011



AVX 512

16 floats

Instruction set : 2013  
CPU : 2016



## Data format

Efficient only if data  
are contiguous